High performance hardware architecture for sparse signal reconstruction based on systolic array
文献类型：期刊论文
| 作者 | Chen, Zhenzhen; Jiang, Yuanda; Wang, Chao; Yu, Wenkai; Zheng, Fu; Sun, Zhibin; Zhai, Guangjie |
| 刊名 | Journal of Computational Information Systems
 |
| 出版日期 | 2014 |
| 卷号 | 10期号:24页码:10611-10622 |
| ISSN号 | 1553-9105 |
| 通讯作者 | Jiang, Yuanda |
| 英文摘要 | Compressed sensing realizes the sub-sampling of the sparse signal but with high computational effort. For this, many hardware implementations based on Orthogonal Matching Pursuit (OMP) algorithm have been researched, avoiding the direct matrix inversion calculation by Cholesky or QR decomposition. However, the computational complexity is still high, and the reconstruction precision is poor, which is unfavorable for extension. In order to address this problem, a high performance hardware implementation was proposed in this paper which used Coordinate Rotation Digital Computer (CORDIC) method constituting a systolic array to perform QR decomposition. This hardware architecture improves systolic array module and corresponding scheduling processing module by adding delay units, and can recover an 8-sparse signal of column dimension 256 in the order of columns, with the speed nearly 13 times faster than the software. Meanwhile, since the mean square error has a boltzmann relationship with the sparsity of the signals, the hardware performs well when the sparsity is below 8. Moreover, the curve fittings for software and hardware match well further proves the reconstruction ability of this hardware architecture. Finally, based on this hardware structure, a single photon imaging system was constructed, showing that, it can significantly speed up the imaging speed. |
| 收录类别 | EI |
| 语种 | 英语 |
| 源URL | [http://ir.nssc.ac.cn/handle/122/4400]  |
| 专题 | 国家空间科学中心_空间技术部 |
| 推荐引用方式 GB/T 7714 | Chen, Zhenzhen,Jiang, Yuanda,Wang, Chao,et al. High performance hardware architecture for sparse signal reconstruction based on systolic array[J]. Journal of Computational Information Systems,2014,10(24):10611-10622. |
| APA | Chen, Zhenzhen.,Jiang, Yuanda.,Wang, Chao.,Yu, Wenkai.,Zheng, Fu.,...&Zhai, Guangjie.(2014).High performance hardware architecture for sparse signal reconstruction based on systolic array.Journal of Computational Information Systems,10(24),10611-10622. |
| MLA | Chen, Zhenzhen,et al."High performance hardware architecture for sparse signal reconstruction based on systolic array".Journal of Computational Information Systems 10.24(2014):10611-10622. |
入库方式： OAI收割
来源：国家空间科学中心
浏览0
下载0
收藏0
其他版本
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。