CMOS Preamplifier for High Performance Computing
文献类型：会议论文
| 作者 | Qin Feiyan; Li Lei; An Qi; Wang Yunfeng |
| 出版日期 | 2009 |
| 会议名称 | International Workshop on Information Security and Application (IWISA 2009) |
| 英文摘要 | A preamplifier was realized in SMIC 0.18 mu m CMOS technology for the applications of high performance computing. The preamplifier employs the regulated cascade (RGC) configuration as the input stage. Cadence Virtuoso simulations demonstrate the transimpedance gain of 55.75dBohms and -3dB bandwidth of 3.77GHz for 0.62pF photodiode capacitance from a single 1.8V supply. And when the input current amplitude is 30 mu App, the output voltage is achieved to be 18.50mV. The simulation results demonstrate the preamplifier with DC consumption of 29.66mW could work in 5Gbpshigh performance computing data transmission system. |
| 收录类别 | ISTP |
| 语种 | 英语 |
| 源URL | [http://ir.siat.ac.cn:8080/handle/172644/2511]  |
| 专题 | 深圳先进技术研究院_集成所 |
| 作者单位 | 2009 |
| 推荐引用方式 GB/T 7714 | Qin Feiyan,Li Lei,An Qi,et al. CMOS Preamplifier for High Performance Computing[C]. 见:International Workshop on Information Security and Application (IWISA 2009). |
入库方式： OAI收割
来源：深圳先进技术研究院
浏览0
下载0
收藏0
其他版本
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。