Spray coating process with polymer material for insulation in CIS-TSV wafer-level-packaging
文献类型:会议论文
作者 | Yuechen Zhuang; Daquan Yu; Fengwei Dai; Guoping Zhang; Jun Fan |
出版日期 | 2014 |
会议名称 | 2014 15th International Conference on Electronic Packaging Technology, ICEPT 2014 |
会议地点 | Chengdu, China |
英文摘要 | This paper presents a novel spray coating process for the forming of sidewall insulation of through silicon via (TSV) which was a challenging process in CMOS image sensor (CIS) packaging. In conventional way, silicon oxide by plasma enhanced chemical vapor deposition (PECVD) is chosen as insulation material. In this paper, one kind of phenolic aldehyde polymer is deposited on the sidewall of though silicon via with the diameter of 75μm and depth of 100μm by novel spray coating process. To avoid the failure of TSV sidewall insulation and electrical interconnection characteristic, the thickness of polymer on the sidewall should be not less than 2μm. To achieve the insulation layer thickness target value, the temperature of spray coating process temperature was adjusted to control the viscosity of polymer. After the process optimization, the minimum thickness of sidewall polymer insulation layer is over 2.5μm meanwhile the conformal coverage characters of sidewall insulation layers are promoted. |
收录类别 | EI |
语种 | 英语 |
源URL | [http://ir.siat.ac.cn:8080/handle/172644/5642] ![]() |
专题 | 深圳先进技术研究院_集成所 |
作者单位 | 2014 |
推荐引用方式 GB/T 7714 | Yuechen Zhuang,Daquan Yu,Fengwei Dai,et al. Spray coating process with polymer material for insulation in CIS-TSV wafer-level-packaging[C]. 见:2014 15th International Conference on Electronic Packaging Technology, ICEPT 2014. Chengdu, China. |
入库方式: OAI收割
来源:深圳先进技术研究院
浏览0
下载0
收藏0
其他版本
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。