中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
高效低功耗低并行度LDPC编码方法

文献类型:期刊论文

作者燕威; 薛长斌
刊名电子与信息学报
出版日期2016
卷号38期号:9页码:2268-2273
关键词差错控制编码 低并行度 低功耗 VLSI设计
ISSN号1009-5896
其他题名An Efficient LDPC Encoder Scheme with Low-power Low-parallel
通讯作者燕威
中文摘要低密度奇偶校验码(LDPC)是最接近香农极限的纠错码之一,具有优良的性能且被国际通信标准组织广泛采纳为信道编码。CCSDS推荐使用LDPC码作为近地空间和深空探测的信道编码方案。该文提出高效,低功耗,低并行度的LDPC编码方法。该方法通过采用插"0"和改变循环矩阵的结构实现了对CCSDS标准中推荐的校验矩阵子矩阵大小为奇数的LDPC码的低并行度编码。通过分析编码过程,提出了只对输入信息中的"1"有效信息位进行编码的方案,减少了编码中移位寄存器的移位次数,大幅度地降低了编码器功耗。文中采用FPGA实现了(8176, 7154)78LDPC码的编码器,结果显示在硬件开销略有增加的情况下,编码功耗大幅度下降,编码速率接近低并行度编码方案。
英文摘要Low-density parity-check code is the one of error-correction codes most approaching Shannon limit, which is adopted as a standard for channel coding by many international communication standard organizations. CCSDS recommends LDPC as channel coding scheme in near earth space and deep space communication. An efficient LDPC coding scheme with low power and low parallel is presented in this paper. By filling "0" and changing the cyclic-matrix structure, the proposed scheme implements a low parallel coding for the LDPC, which is recommended by CCSDS, and of which the size of submatrix of check matrices is odd. By analyzing the coding process, the valid bit "1" among input information bits is coded only, and it decreases obviously the code power. The encoder architecture for 7/8 LDPC is implemented in FPGA. The result shows that encoder achieves a high encoding speed approaching low parallel encoder scheme and a much lower encoding power while increases few hardware overhead.
收录类别CSCD
语种中文
CSCD记录号CSCD:5800923
源URL[http://ir.nssc.ac.cn/handle/122/5645]  
专题国家空间科学中心_空间技术部
推荐引用方式
GB/T 7714
燕威,薛长斌. 高效低功耗低并行度LDPC编码方法[J]. 电子与信息学报,2016,38(9):2268-2273.
APA 燕威,&薛长斌.(2016).高效低功耗低并行度LDPC编码方法.电子与信息学报,38(9),2268-2273.
MLA 燕威,et al."高效低功耗低并行度LDPC编码方法".电子与信息学报 38.9(2016):2268-2273.

入库方式: OAI收割

来源:国家空间科学中心

浏览0
下载0
收藏0
其他版本

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。