A reconfigurable ASIC-like image polyphase interpolation implementation method
文献类型：会议论文
| 作者 | Lei Yang ; Ruoshan Guo; Shaolin Xie; Donglin Wang
|
| 出版日期 | 2017-11 |
| 会议日期 | 2017-7 |
| 会议地点 | ShenZhen |
| 关键词 | Image Interpolation Acceleration Reconfigurable Implementation |
| 页码 | 481 - 484 |
| 英文摘要 | This paper presents a reconfigurable application specific integrated circuit (ASIC) like image interpolation implementation method. Parallel data flow and pipeline structure are used and optimized for efficient hardware acceleration. The coefficients could be easily reconfigured to support multiple interpolation filter taps and image resolution. We implement this method on a reconfigurable mathematical processing unit (MaPU). Experiment shows good computing performance and flexibility. With parallel acceleration and flexible configuration support, the implement method would be quite helpful for effective ASIC-like image processing hardware design. |
| 语种 | 英语 |
| 源URL | [http://ir.ia.ac.cn/handle/173211/20909]  |
| 专题 | 自动化研究所_国家专用集成电路设计工程技术研究中心 |
| 作者单位 | Chinese Acad Sci, Inst Automat, 95 Zhongguancun East Rd, Beijing 100190, Peoples R China |
| 推荐引用方式 GB/T 7714 | Lei Yang,Ruoshan Guo,Shaolin Xie,et al. A reconfigurable ASIC-like image polyphase interpolation implementation method[C]. 见:. ShenZhen. 2017-7. |
入库方式： OAI收割
来源：自动化研究所
浏览0
下载0
收藏0
其他版本
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。