A novel vlsi architecture of motion compensation for multiple standards
文献类型：期刊论文
| 作者 | Zheng, Junhao1,2; Gao, Wen3; Wu, David4; Xie, Don4 |
| 刊名 | Ieee transactions on consumer electronics
 |
| 出版日期 | 2008-05-01 |
| 卷号 | 54期号:2页码:687-694 |
| 关键词 | Motion compensation Vlsi architecture Avs H.264 |
| ISSN号 | 0098-3063 |
| 通讯作者 | Zheng, junhao(jhzheng@jdl.ac.cn) |
| 英文摘要 | Motion compensation (mc) is one of the most important technologies capable of removing the temporal redundancy and widely adopted by the main video standards. from the older mpeg-2 to the latest h.264 and the chinese avs, many efficient coding tools have been introduced into mc, such as new motion vector prediction, bi-directional matching, quarter precision interpolation, etc. however, these new features enormously increase the computational complexity and the memory bandwidth consumption. in this paper, we introduce a novel architecture design of motion compensation (mc) for multiple video standards including mpeg-2, h.264, and avs. the proposed design has a macroblock-level pipelined structure which consists of mv predictor, cache-based fetch, and pixel interpolation unit the proposed architecture, exploits the parallelism in mc algorithm to accelerate the processing speed and uses the dedicated design to optimize the memory access. mv predictor unit can cover all mv prediction algorithms for the three standards and provide a simple error concealment scheme. cache-based fetch unit can save 25% memory bandwidth of mc in average and doesn't impact the performance in the worst case. pixel interpolation unit adopts fully separate 1-d filtering structure which is designed to effectively avoid the redundant calculations. the architecture can achieve the real-time multiple-standard decoding for hdtv 1080i (1920x1088 4:2:0 60field/s) video. the efficient design can work at the frequency of 148.5mhz and the total gate count for logic circuit s is about 56k.(1) |
| WOS研究方向 | Engineering ; Telecommunications |
| WOS类目 | Engineering, Electrical & Electronic ; Telecommunications |
| 语种 | 英语 |
| WOS记录号 | WOS:000257285300074 |
| 出版者 | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC |
| URI标识 | http://www.irgrid.ac.cn/handle/1471x/2388072 |
| 专题 | 中国科学院大学 |
| 通讯作者 | Zheng, Junhao |
| 作者单位 | 1.Chinese Acad Sci, Inst Comp Technol, Beijing 100080, Peoples R China 2.Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China 3.Peking Univ, Inst Digital Media, Beijing 100871, Peoples R China 4.Spreadtrum Commun Inc, Shanghai 201203, Peoples R China |
| 推荐引用方式 GB/T 7714 | Zheng, Junhao,Gao, Wen,Wu, David,et al. A novel vlsi architecture of motion compensation for multiple standards[J]. Ieee transactions on consumer electronics,2008,54(2):687-694. |
| APA | Zheng, Junhao,Gao, Wen,Wu, David,&Xie, Don.(2008).A novel vlsi architecture of motion compensation for multiple standards.Ieee transactions on consumer electronics,54(2),687-694. |
| MLA | Zheng, Junhao,et al."A novel vlsi architecture of motion compensation for multiple standards".Ieee transactions on consumer electronics 54.2(2008):687-694. |
入库方式： iSwitch采集
来源：中国科学院大学
浏览0
下载0
收藏0
其他版本
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。