中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页 机构 成果 学者
  
  1. CAS IR Grid
  2. 计算技术研究所
  3. 中国科学院计算技术研究所
  4. 中国科学院计算技术研究所期刊论文
  5. 英文
PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM

文献类型：期刊论文

作者Wang, Ying1; Han, Yinhe1; Li, Huawei1; Zhang, Lei1; Cheng, Yuanqing2; Li, Xiaowei1
刊名IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
出版日期2016-05-01
卷号24期号:5页码:1613-1625
关键词3-D integration IR-drop phase-change memory (PCM) through-silicon-via (TSV) write throughput
ISSN号1063-8210
DOI10.1109/TVLSI.2015.2467157
英文摘要In 3-D-stacked memory chips, the problem of power supply integrity (PSI) is aggravating due to the additional through-silicon-via resistance and the higher current density in 3-D power delivery network. In particular, for the 3-D phase-change memory (PCM) well known for its high-amplitude programming current, IR-drop violation poses a serious threat that enforces a strict guard band of requesting concurrence, and consequently reduces the write throughput. This paper presents the implication of an IR-drop phenomenon in a 3-D PCM cube, and investigates IR-drop's impacts on write management in the PCM. From the obtained SPICE simulation results, we find that the issued writes have to meet the IR-drop constraint to be reliably processed, and then propose a PSI conscious write scheduler to improve the write performance within the constraint of the IR-drops and the power budget in the 3-D PCMcube. First, a Bloom-filter-based method is proposed to avoid the invalid write decisions for the PCM. Second, to support fine-grained write management in the cutting-edge PCM, we develop an inexpensive approach, weighted token assignment (WTA), to filter out PSI-unsafe write decisions by employing a support vector machine-based learning model. Last, a write reordering policy is proposed to cooperate with WTA and optimize the total write throughput for better memory performance. In the simulated hybrid main memory composed of both dynamic random access memory and 3-D PCM, the proposed scheduler significantly improves the write throughput.
资助项目National Natural Science Foundation of China[61202056] ; National Natural Science Foundation of China[61376043] ; National Natural Science Foundation of China[61432017] ; National Natural Science Foundation of China[61176040] ; National Natural Science Foundation of China[61504153] ; National Natural Science Foundation of China[61221062] ; National Basic Research Program of China (973)[2011CB302503]
WOS研究方向Computer Science ; Engineering
语种英语
WOS记录号WOS:000375278300001
出版者IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
源URL[http://119.78.100.204/handle/2XEOYT63/8533]  
专题中国科学院计算技术研究所期刊论文_英文
通讯作者Wang, Ying; Han, Yinhe; Li, Huawei; Zhang, Lei; Cheng, Yuanqing; Li, Xiaowei
作者单位1.Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China
2.Beihang Univ, Beijing 100191, Peoples R China
推荐引用方式
GB/T 7714		 Wang, Ying,Han, Yinhe,Li, Huawei,et al. PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,2016,24(5):1613-1625.
APA Wang, Ying,Han, Yinhe,Li, Huawei,Zhang, Lei,Cheng, Yuanqing,&Li, Xiaowei.(2016).PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM.IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,24(5),1613-1625.
MLA Wang, Ying,et al."PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM".IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 24.5(2016):1613-1625.

入库方式： OAI收割

来源：计算技术研究所

浏览0
下载0
收藏0
其他版本

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。