中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页 机构 成果 学者
  
  1. CAS IR Grid
  2. 计算技术研究所
  3. 中国科学院计算技术研究所
  4. 中国科学院计算技术研究所期刊论文
  5. 英文
A modified post-TnL vertex cache for the multi-shader embedded GPUs

文献类型：期刊论文

作者Wei, Jizeng1; Chang, Yisong2; Li, Bingchao1; Guo, Wei1; Sun, Jizhou1
刊名IEICE ELECTRONICS EXPRESS
出版日期2015-05-25
卷号12期号:10页码:12
关键词computer graphics embedded GPU vertex cache vertex/unified shader triangle strip
ISSN号1349-2543
DOI10.1587/elex.12.20150314
英文摘要The traditional post-TnL vertex cache (abbr. 'dpost-VC') in embedded GPUs (EGPUs) with only one vertex or unified shader does not fit to multi-shader EGPUs for two reasons. As multiple shaders run in parallelism, (a) the out-of-order vertex processing may raise the post-VC inconsistency that leads to cache the error data, and (b) it is very hard to detect in time which vertices are saved in the post-VC in the stage of vertex fetching, resulting in the low performance. In this paper, we propose a modified post-VC including a decoupling cache and a vertex batch in-order commit controller, which can guarantee that the data SRAM and index tag can be updated in-order according to the same replacement policy in the different stages of vertex processing. The function of the proposed post-VC is verified on a FPGA-based platform. Experimental results show that it increases the performance by an average of 172% and 80.6% compared to the EGPU without/with the traditional post-VC respectively at a little expense.
资助项目Natural Science Foundation of China[61402321] ; Natural Science Foundation of Tianjin
WOS研究方向Engineering
语种英语
WOS记录号WOS:000358125900009
出版者IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
源URL[http://119.78.100.204/handle/2XEOYT63/9565]  
专题中国科学院计算技术研究所期刊论文_英文
通讯作者Wei, Jizeng
作者单位1.Tianjin Univ, Sch Comp Sci & Technol, Beijing, Peoples R China
2.Chinese Acad Sci, Inst Comp Technol, Beijing 100864, Peoples R China
推荐引用方式
GB/T 7714		 Wei, Jizeng,Chang, Yisong,Li, Bingchao,et al. A modified post-TnL vertex cache for the multi-shader embedded GPUs[J]. IEICE ELECTRONICS EXPRESS,2015,12(10):12.
APA Wei, Jizeng,Chang, Yisong,Li, Bingchao,Guo, Wei,&Sun, Jizhou.(2015).A modified post-TnL vertex cache for the multi-shader embedded GPUs.IEICE ELECTRONICS EXPRESS,12(10),12.
MLA Wei, Jizeng,et al."A modified post-TnL vertex cache for the multi-shader embedded GPUs".IEICE ELECTRONICS EXPRESS 12.10(2015):12.

入库方式： OAI收割

来源：计算技术研究所

浏览0
下载0
收藏0
其他版本

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。