Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network
文献类型：期刊论文
| ; | |
| 作者 | Shiratori Y (Shiratori Yuta); Miura K (Miura Kensuke); Jia R (Jia Rui); Wu NJ (Wu Nan-Jian); Kasai S (Kasai Seiya); Shiratori, Y, Hokkaido Univ, Res Ctr Integrated Quantum Elect, North 13,West 8, Sapporo, Hokkaido 0608628, Japan.E-mail Address: siratori@rciqe.hokudai.ac.jp |
| 刊名 | applied physics express
 ; APPLIED PHYSICS EXPRESS
|
| 出版日期 | 2010 ; 2010 |
| 卷号 | 3期号:2页码:art. no. 025002 |
| 关键词 | WRAP GATE CONTROL Wrap Gate Control Architecture ARCHITECTURE |
| 通讯作者 | shiratori, y, hokkaido univ, res ctr integrated quantum elect, north 13,west 8, sapporo, hokkaido 0608628, japan.e-mail address: siratori@rciqe.hokudai.ac.jp |
| 合作状况 | 国际 |
| 英文摘要 | we describe a reconfigurable binary-decision-diagram logic circuit based on shannon's expansion of boolean logic function and its graphical representation on a semiconductor nanowire network. the circuit is reconfigured by using programmable switches that electrically connect and disconnect a small number of branches. this circuit has a compact structure with a small number of devices compared with the conventional look-up table architecture. a variable boolean logic circuit was fabricated on an etched gaas nanowire network having hexagonal topology with schottky wrap gates and sin-based programmable switches, and its correct logic operation together with dynamic reconfiguration was demonstrated.; We describe a reconfigurable binary-decision-diagram logic circuit based on Shannon's expansion of Boolean logic function and its graphical representation on a semiconductor nanowire network. The circuit is reconfigured by using programmable switches that electrically connect and disconnect a small number of branches. This circuit has a compact structure with a small number of devices compared with the conventional look-up table architecture. A variable Boolean logic circuit was fabricated on an etched GaAs nanowire network having hexagonal topology with Schottky wrap gates and SiN-based programmable switches, and its correct logic operation together with dynamic reconfiguration was demonstrated.; submitted by 阎军 (yanj@red.semi.ac.cn) on 2010-04-22t13:43:33z no. of bitstreams: 1 compact reconfigurable binary-decision-diagram logic circuit on a gaas nanowire network.pdf: 470791 bytes, checksum: 7e75b8003c59b0ab4feed8168b2ed302 (md5); approved for entry into archive by 阎军(yanj@red.semi.ac.cn) on 2010-04-22t14:11:45z (gmt) no. of bitstreams: 1 compact reconfigurable binary-decision-diagram logic circuit on a gaas nanowire network.pdf: 470791 bytes, checksum: 7e75b8003c59b0ab4feed8168b2ed302 (md5); made available in dspace on 2010-04-22t14:11:45z (gmt). no. of bitstreams: 1 compact reconfigurable binary-decision-diagram logic circuit on a gaas nanowire network.pdf: 470791 bytes, checksum: 7e75b8003c59b0ab4feed8168b2ed302 (md5) previous issue date: 2010; japan society for the promotion of science, japan ; ministry of education, culture, sports, science and technology, japan 18002003; 国际 |
| 学科主题 | 微电子学 ; 微电子学 |
| 收录类别 | SCI |
| 资助信息 | japan society for the promotion of science, japan ; ministry of education, culture, sports, science and technology, japan 18002003 |
| 语种 | 英语 ; 英语 |
| 资助机构 | Japan Society for the Promotion of Science, Japan ; Ministry of Education, Culture, Sports, Science and Technology, Japan 18002003 |
| 公开日期 | 2010-04-22 ; 2010-04-22 ; 2010-10-15 |
| 源URL | [http://ir.semi.ac.cn/handle/172111/11185]  |
| 专题 | 半导体研究所_半导体超晶格国家重点实验室 |
| 通讯作者 | Shiratori, Y, Hokkaido Univ, Res Ctr Integrated Quantum Elect, North 13,West 8, Sapporo, Hokkaido 0608628, Japan.E-mail Address: siratori@rciqe.hokudai.ac.jp |
| 推荐引用方式 GB/T 7714 | Shiratori Y ,Miura K ,Jia R ,et al. Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network, Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network[J]. applied physics express, APPLIED PHYSICS EXPRESS,2010, 2010,3, 3(2):art. no. 025002, Art. No. 025002. |
| APA | Shiratori Y ,Miura K ,Jia R ,Wu NJ ,Kasai S ,&Shiratori, Y, Hokkaido Univ, Res Ctr Integrated Quantum Elect, North 13,West 8, Sapporo, Hokkaido 0608628, Japan.E-mail Address: siratori@rciqe.hokudai.ac.jp.(2010).Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network.applied physics express,3(2),art. no. 025002. |
| MLA | Shiratori Y ,et al."Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network".applied physics express 3.2(2010):art. no. 025002. |
入库方式： OAI收割
来源：半导体研究所
浏览0
下载0
收藏0
其他版本
除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。