中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页 机构 成果 学者
  
  1. CAS IR Grid
  2. 计算技术研究所
  3. 中国科学院计算技术研究所
  4. 中国科学院计算技术研究所期刊论文
  5. 英文
Toward Developing High-Performance RISC-V Processors Using Agile Methodology

文献类型：期刊论文

作者Xu, Yinan4; Yu, Zihao; Tang, Dan5; Cai, Ye1; Huan, Dandan2; He, Wei3; Sun, Ninghui4; Bao, Yungang4
刊名IEEE MICRO
出版日期2023-07-01
卷号43期号:4页码:98-106
ISSN号0272-1732
关键词Program processors Behavioral sciences Chip scale packaging Microarchitecture Hardware Analytical models Layout
DOI10.1109/MM.2023.3273562
英文摘要Agile chip design methodology has shown promise for sustaining the scaling of computing performance more efficiently. However, the practical application of this methodology has been limited by major obstacles. This article presents MinJie, an open source platform supporting agile hardware development flow. We demonstrate the usage and effectiveness of MinJie by building two generations of XiangShan, an open source RISC-V processor with industry-competitive performance. This article highlights the potential impact of MinJie and XiangShan in advancing the field of agile processor design and development as well as the potential for open source collaboration to democratize the field and drive innovation forward.
资助项目Strategic Priority Research Program of Chinese Academy of Sciences[XDC05030200] ; National Key Ramp;D Program of China[2022YFB4500403] ; National Natural Science Foundation of China[62090022] ; National Natural Science Foundation of China[62172388] ; National Natural Science Foundation of China[62072433] ; Youth Innovation Promotion Association of the Chinese Academy of Sciences[2020105] ; Institute of Computing Technology (ICT) Innovation Grant[E261100] ; Fundamental Research Funds for the Central Universities[DUT21RC(3)102] ; Fundamental Research Funds for the Central Universities[DUT21LAB302]
WOS研究方向Computer Science
语种英语
出版者IEEE COMPUTER SOC
WOS记录号WOS:001021366700012
源URL[http://119.78.100.204/handle/2XEOYT63/21259]  
专题中国科学院计算技术研究所期刊论文_英文
通讯作者Xu, Yinan
作者单位1.Shenzhen Univ, Shenzhen 518060, Peoples R China
2.Beijing VCore Technol, Beijing 100190, Peoples R China
3.Peng Cheng Lab, Shenzhen, Peoples R China
4.Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing 100190, Peoples R China
5.Beijing Inst Open Source Chip, Beijing 100080, Peoples R China
推荐引用方式
GB/T 7714		 Xu, Yinan,Yu, Zihao,Tang, Dan,et al. Toward Developing High-Performance RISC-V Processors Using Agile Methodology[J]. IEEE MICRO,2023,43(4):98-106.
APA Xu, Yinan.,Yu, Zihao.,Tang, Dan.,Cai, Ye.,Huan, Dandan.,...&Bao, Yungang.(2023).Toward Developing High-Performance RISC-V Processors Using Agile Methodology.IEEE MICRO,43(4),98-106.
MLA Xu, Yinan,et al."Toward Developing High-Performance RISC-V Processors Using Agile Methodology".IEEE MICRO 43.4(2023):98-106.

入库方式： OAI收割

来源：计算技术研究所

浏览0
下载0
收藏0
其他版本

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。