中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页 机构 成果 学者
  
  1. CAS IR Grid
  2. 计算技术研究所
  3. 中国科学院计算技术研究所
  4. 中国科学院计算技术研究所期刊论文
  5. 英文
Heterogeneous Gene Sequence Alignment System Based on 12-GHz Superconducting Chip

文献类型：期刊论文

作者Yuan, Chenbo1,2; Qu, Peiyao2,3; Li, Lingyun4; Liu, Huanli4; Liang, Tianhang1,2; Jiang, ZheLong1,2; Chen, Gang1; Tang, Guangming3
刊名IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY
出版日期2024-12-01
卷号34期号:9页码:7
关键词Communication architecture keyword matching superconducting digital circuits Communication architecture keyword matching superconducting digital circuits
ISSN号1051-8223
DOI10.1109/TASC.2024.3461236
英文摘要Due to power consumption and speed limitations, the development of CMOS-based large-scale integrated circuits has stagnated in the post-Moore era. While superconducting digital integrated circuit is a promising solution due to its low power consumption and latency. However, the lack of large-scale cryogenic storage units prevents most superconducting chips from being deployed in practical applications. To fully utilize the advantages of superconducting chips and successfully apply them in processing large datasets, we propose a novel heterogeneous processor based on CMOS-based circuits and superconducting chips for processing pattern-matching tasks. In our proposed architecture, a novel communication architecture that enables high-speed, reliable communication between 12 GHz superconducting chips and CMOS circuits is proposed. The hardware overhead for high-speed communication in superconducting chips can be minimized by this approach. In addition, the data communication rate of a single channel can reach 12 Gbps. Simultaneously, we present a 12 GHz, large-scale superconducting chip with 6286 Josephson Junctions that can perform 16-bit pattern matching using the SIMIT-Nb03 process. We have successfully applied our proposed heterogeneous processor to the gene sequence alignment. The processor that uses only one superconducting chip has a throughput of 1.5 Gbp/s (billion base pairs per second), whereas a processor with two superconducting chips has 3 Gbp/s.
资助项目National Natural Science Foundation of China[U19A2080] ; CAS Strategic Leading Science and Technology[XDA27040303] ; CAS Strategic Leading Science and Technology[XDB4400000] ; Strategic Priority Research Program of Chinese Academy of Sciences[XDA18000000]
WOS研究方向Engineering ; Physics
语种英语
WOS记录号WOS:001342457300005
出版者IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
源URL[http://119.78.100.204/handle/2XEOYT63/39517]  
专题中国科学院计算技术研究所期刊论文_英文
通讯作者Chen, Gang; Tang, Guangming
作者单位1.Chinese Acad Sci, Inst Semicond, Semicond Neural Network Intelligent Percept & Comp, Beijing 100045, Peoples R China
2.Univ Chinese Acad Sci, Beijing 100040, Peoples R China
3.Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing 100045, Peoples R China
4.Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai 200031, Peoples R China
推荐引用方式
GB/T 7714		 Yuan, Chenbo,Qu, Peiyao,Li, Lingyun,et al. Heterogeneous Gene Sequence Alignment System Based on 12-GHz Superconducting Chip[J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY,2024,34(9):7.
APA Yuan, Chenbo.,Qu, Peiyao.,Li, Lingyun.,Liu, Huanli.,Liang, Tianhang.,...&Tang, Guangming.(2024).Heterogeneous Gene Sequence Alignment System Based on 12-GHz Superconducting Chip.IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY,34(9),7.
MLA Yuan, Chenbo,et al."Heterogeneous Gene Sequence Alignment System Based on 12-GHz Superconducting Chip".IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY 34.9(2024):7.

入库方式： OAI收割

来源：计算技术研究所

浏览0
下载0
收藏0
其他版本

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。