中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页 机构 成果 学者
  
  1. CAS IR Grid
  2. 计算技术研究所
  3. 中国科学院计算技术研究所
  4. 中国科学院计算技术研究所期刊论文
  5. 英文
An Instruction Inflation Analyzing Framework for Dynamic Binary Translators

文献类型：期刊论文

作者Xie, Benyi1,2; Yan, Yue1,2; Yan, Chenghao1,2; Tao, Sicheng3; Zhang, Zhuangzhuang3; Li, Xinyu1,2; Lan, Yanzhi1,2; Wu, Xiang1,2; Liu, Tianyi4; Zhang, Tingting5,6
刊名ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION
出版日期2024-06-01
卷号21期号:2页码:25
关键词Dynamic binary translation translation inflation overhead analysis
ISSN号1544-3566
DOI10.1145/3640813
英文摘要Dynamic binary translators (DBTs) are widely used to migrate applications between different instruction set architectures (ISAs). Despite extensive research to improve DBT performance, noticeable overhead remains, preventing near-native performance, especially when translating from complex instruction set computer (CISC) to reduced instruction set computer (RISC). For computational workloads, the main overhead stems from translated code quality. Experimental data show that state-of-the-art DBT products have dynamic code inflation of at least 1.46. This indicates that on average, more than 1.46 host instructions are needed to emulate one guest instruction. Worse, inflation closely correlates with translated code quality. However, the detailed sources of instruction inflation remain unclear. To understand the sources of inflation, we present Deflater, an instruction inflation analysis framework comprising a mathematical model, a collection of black-box unit tests called BenchMIAOes, and a trace-based simulator called InflatSim. The mathematical model calculates overall inflation based on the inflation of individual instructions and translation block optimizations. BenchMIAOes extract model parameters from DBTs without accessing DBT source code. InflatSim implements the model and uses the extracted parameters from BenchMIAOes to simulate a given DBT's behavior. Deflater is a valuable tool to guide DBT analysis and improvement. Using Deflater, we simulated inflation for three state-of-the-art CISC-to-RISC DBTs: ExaGear, Rosetta2, and LATX, with inflation errors of 5.63%, 5.15%, and 3.44%, respectively for SPEC CPU 2017, gaining insights into these commercial DBTs. Deflater also efficiently models inflation for the open source DBT QEMU and suggests optimizations that can substantially reduce inflation. Implementing the suggested optimizations confirms Deflater's effective guidance, with 4.65% inflation error, and gains 5.47x performance improvement.
资助项目National Key Research and Development Program of China[2022YFB3105104]
WOS研究方向Computer Science
语种英语
WOS记录号WOS:001242588100008
出版者ASSOC COMPUTING MACHINERY
源URL[http://119.78.100.204/handle/2XEOYT63/39892]  
专题中国科学院计算技术研究所期刊论文_英文
通讯作者Xie, Benyi
作者单位1.Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, 6 Kexueyuan Nanlu, Beijing 100190, Peoples R China
2.Univ Chinese Acad Sci, 1 Yanqihu East Rd, Beijing, Peoples R China
3.Univ Sci & Technol China, 96 JinZhai Rd, Hefei 230026, Anhui, Peoples R China
4.Univ Texas San Antonio, 1 UTSA Circle, San Antonio, TX 78249 USA
5.Loongson Technol Co Ltd, ICT Loongson Pk,Daoxianghu Rd, Beijing 100095, Peoples R China
6.Chinese Acad Sci, Inst Comp Technol, 6 Kexueyuan Nanlu, Beijing 100190, Peoples R China
推荐引用方式
GB/T 7714		 Xie, Benyi,Yan, Yue,Yan, Chenghao,et al. An Instruction Inflation Analyzing Framework for Dynamic Binary Translators[J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION,2024,21(2):25.
APA Xie, Benyi.,Yan, Yue.,Yan, Chenghao.,Tao, Sicheng.,Zhang, Zhuangzhuang.,...&Zhang, Fuxin.(2024).An Instruction Inflation Analyzing Framework for Dynamic Binary Translators.ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION,21(2),25.
MLA Xie, Benyi,et al."An Instruction Inflation Analyzing Framework for Dynamic Binary Translators".ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION 21.2(2024):25.

入库方式： OAI收割

来源：计算技术研究所

浏览0
下载0
收藏0
其他版本

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。