中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
An Efficient Paillier Homomorphic Encryption Circuit With Optional CRT Acceleration for IoT

文献类型:期刊论文

作者Feng, Jundong2; Zhang, Xiaoliang2; Zilic, Zeljko3; Hao, Qinfen1; Wang, Junchao2
刊名IEEE INTERNET OF THINGS JOURNAL
出版日期2025-11-15
卷号12期号:22页码:48146-48158
关键词Hardware Internet of Things Homomorphic encryption Computational efficiency Computer architecture Software Parallel processing Optimization Costs Circuit synthesis Chinese remainder theorem (CRT) circuit homomorphic encryption Internet of Things (IoT) paillier
ISSN号2327-4662
DOI10.1109/JIOT.2025.3603982
英文摘要The Paillier scheme, widely recognized as the most prevalent additive homomorphic encryption paradigm, faces significant challenges in Internet of Things (IoT) applications due to latency, power, and hardware overhead. This article proposes an efficient Paillier homomorphic encryption circuit for IoT, integrating Chinese remainder theorem (CRT) acceleration. First, we propose an algorithm framework tailored for hardware reuse that supports multiple functionalities of the Paillier scheme. It introduces an montgomery modular multiplication (MMM) algorithm with superior area-time product (ATP) to implement core computations, and reduces hardware cost by reusing MMM to replace other computational units. Then, a computational unit reuse architecture based on the algorithmic framework is designed to reduce resource overhead. Moreover, a split-coupled MMM circuit design is proposed to counteract computational resource expansion induced by CRT operations. The hardware design is synthesized under SMIC 40 nm CMOS technology. The evaluation shows that the proposed scheme provides a high-performance Paillier circuit design with less area and lower power, offering an effective solution for data security processing in IoT.
资助项目Chongqing Natural Science Foundation[cstc2023nscq-msx0885] ; Innovation and Development Joint Fund of Chongqing Municipal Natural Science Foundation[CSTB2022NSCQ-LZX0069] ; Chongqing Startup and Innovation Support Program for Returned Overseas Scholars[cx2023039] ; Fundamental Research Funds for the Central Universities[2024CDJXY020] ; Research Startup Fund of Chongqing University[02140011044136]
WOS研究方向Computer Science ; Engineering ; Telecommunications
语种英语
WOS记录号WOS:001611106800029
出版者IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
源URL[http://119.78.100.204/handle/2XEOYT63/43105]  
专题中国科学院计算技术研究所
通讯作者Wang, Junchao
作者单位1.Chinese Acad Sci, Inst Comp Technol, Beijing 100045, Peoples R China
2.Chongqing Univ, Dept Microelect & Commun Engn, Chongqing 400044, Peoples R China
3.McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 0G4, Canada
推荐引用方式
GB/T 7714
Feng, Jundong,Zhang, Xiaoliang,Zilic, Zeljko,et al. An Efficient Paillier Homomorphic Encryption Circuit With Optional CRT Acceleration for IoT[J]. IEEE INTERNET OF THINGS JOURNAL,2025,12(22):48146-48158.
APA Feng, Jundong,Zhang, Xiaoliang,Zilic, Zeljko,Hao, Qinfen,&Wang, Junchao.(2025).An Efficient Paillier Homomorphic Encryption Circuit With Optional CRT Acceleration for IoT.IEEE INTERNET OF THINGS JOURNAL,12(22),48146-48158.
MLA Feng, Jundong,et al."An Efficient Paillier Homomorphic Encryption Circuit With Optional CRT Acceleration for IoT".IEEE INTERNET OF THINGS JOURNAL 12.22(2025):48146-48158.

入库方式: OAI收割

来源:计算技术研究所

浏览0
下载0
收藏0
其他版本

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。