中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页
机构
成果
学者
登录
注册
登陆
×
验证码:
换一张
忘记密码?
记住我
×
校外用户登录
CAS IR Grid
机构
心理研究所 [2]
长春光学精密机械与物... [1]
采集方式
OAI收割 [3]
内容类型
期刊论文 [2]
会议论文 [1]
发表日期
2022 [1]
2017 [1]
2011 [1]
学科主题
筛选
浏览/检索结果:
共3条,第1-3条
帮助
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
作者升序
作者降序
Functional brain networks underlying the interaction between central and peripheral processes involved in Chinese handwriting in children and adults
期刊论文
OAI收割
HUMAN BRAIN MAPPING, 2022, 页码: 14
作者:
Li, Junjun
;
Liu, Ying
;
Wang, Yi
;
Wang, Nizhuan
;
Ji, Yuzhu
  |  
收藏
  |  
浏览/下载:52/0
  |  
提交时间:2022/09/19
brain network
central processing
handwriting
interaction
peripheral processing
The Interaction between Central and Peripheral Processing in Chinese Hand written Production: Evidence from the Effect of Lexicality and Radical Complexity
期刊论文
OAI收割
FRONTIERS IN PSYCHOLOGY, 2017, 卷号: 8
作者:
Zhang, Qingfang
;
Feng, Chen
;
Qingfang Zhang
收藏
  |  
浏览/下载:37/0
  |  
提交时间:2017/05/02
handwritten production
lexicality
central processing
peripheral processing
radical boundary effect
cascadedness
Designing and development of multi-DSP real-time image processing system based on FPGA (EI CONFERENCE)
会议论文
OAI收割
2011 International Conference on Computer Science and Network Technology, ICCSNT 2011, December 24, 2011 - December 26, 2011, Harbin, China
Wei H.
收藏
  |  
浏览/下载:22/0
  |  
提交时间:2013/03/25
To improve the image processing system of resolution capability and reliability
image processing system in a growing number of multi-sensor model. In this mode
the use of the current main stream single DSP + FPGA hardware architecture for image processing algorithms have already unable to meet the operational requirements of real-time. This paper proposed a new hardware architecture that is the three DSPs based on FPGA. With the traditional master-slave architectures is different
three DSP's external interfaces are connected with FPGA and other peripheral interfaces are connected to the FPGA. In the architecture
DSP is in the same position three and FPGA flow control for data management and other function to achieve. This connection has a strong restructuring and expansion
software development and more flexible. 2011 IEEE.