中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
机构
采集方式
内容类型
发表日期
学科主题
筛选

浏览/检索结果: 共5条,第1-5条 帮助

条数/页: 排序方式:
Optimizing the LINPACK Algorithm for Large-Scale PCIe-Based CPU-GPU Heterogeneous Systems 期刊论文  OAI收割
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 卷号: 32, 期号: 9, 页码: 2367-2380
作者:  
Tan, Guangming;  Shui, Chaoyang;  Wang, Yinshan;  Yu, Xianzhi;  Yan, Yujin
  |  收藏  |  浏览/下载:63/0  |  提交时间:2021/12/01
An optimized approach for local de novo assembly of overlapping paired-end RAD reads from multiple individuals 期刊论文  OAI收割
ROYAL SOCIETY OPEN SCIENCE, 2018, 卷号: 5, 期号: 2, 页码: 11
作者:  
Li, Yu-Long;  Xue, Dong-Xiu;  Zhang, Bai-Dong;  Liu, Jin-Xian
  |  收藏  |  浏览/下载:20/0  |  提交时间:2019/07/15
Technology research of the ground real-time data processing for long range image and information broadcast of remote sensing satellite 会议论文  OAI收割
2010 2nd IITA Conference on Geoscience and Remote Sensing, IITA-GRS 2010,, Qingdao, China, August 28, 2010 - August 31,2010
Li, Liang; Chen, Fu; Liu, Jianbo
收藏  |  浏览/下载:16/0  |  提交时间:2014/12/07
Real-time video compressing under DSP/BIOS (EI CONFERENCE) 会议论文  OAI收割
MIPPR 2009 - Medical Imaging, Parallel Processing of Images, and Optimization Techniques: 6th International Symposium on Multispectral Image Processing and Pattern Recognition, October 30, 2009 - November 1, 2009, Yichang, China
Chen Q.-P.; Li G.-J.
收藏  |  浏览/下载:24/0  |  提交时间:2013/03/25
This paper presents real-time MPEG-4 Simple Profile video compressing based on the DSP processor. The programming framework of video compressing is constructed using TMS320C6416 Microprocessor  the architecture level optimizations are used to improve software pipeline. The system used DSP/BIOS to realize multi-thread scheduling. The whole system realizes high speed transition of a great deal of data. Experimental results show the encoder can realize real-time encoding of 768*576  TDS510 simulator and PC. It uses embedded real-time operating system DSP/BIOS and the API functions to build periodic function  25 frame/s video images. 2009 Copyright SPIE - The International Society for Optical Engineering.  tasks and interruptions etcs. Realize real-time video compressing. To the questions of data transferring among the system. Based on the architecture of the C64x DSP  utilized double buffer switched and EDMA data transfer controller to transit data from external memory to internal  and realize data transition and processing at the same time  
Deeply pipelined DSP solution to deblocking filter for H.264/AVC 期刊论文  OAI收割
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2006, 卷号: 52, 期号: 4, 页码: 1267-1274
作者:  
Yang, Zhigang;  Gao, Wen;  Liu, Yan;  Zhao, Debin
  |  收藏  |  浏览/下载:29/0  |  提交时间:2019/12/16