中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页
机构
成果
学者
登录
注册
登陆
×
验证码:
换一张
忘记密码?
记住我
×
校外用户登录
CAS IR Grid
机构
长春光学精密机械与... [12]
电子学研究所 [2]
计算技术研究所 [1]
中国科学院大学 [1]
自动化研究所 [1]
软件研究所 [1]
更多
采集方式
OAI收割 [17]
iSwitch采集 [1]
内容类型
会议论文 [13]
期刊论文 [4]
学位论文 [1]
发表日期
2015 [1]
2012 [1]
2011 [4]
2010 [4]
2009 [1]
2007 [2]
更多
学科主题
筛选
浏览/检索结果:
共18条,第1-10条
帮助
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
题名升序
题名降序
提交时间升序
提交时间降序
作者升序
作者降序
发表日期升序
发表日期降序
SOPC处理器的程序压缩与解压研究
学位论文
OAI收割
工学博士, 中国科学院自动化研究所: 中国科学院大学, 2015
作者:
涂吉
收藏
  |  
浏览/下载:65/0
  |  
提交时间:2015/09/02
星载处理机
代码压缩
存储系统
多字典
可编程片上系统
On-board Computer
Code Compression
Memory System
Multi-Dictionary
System-on-a-Programmable-Chip
Design of high speed and parallel compression system used in the big area CCD of high frame frequency (EI CONFERENCE)
会议论文
OAI收割
2011 International Conference on Precision Engineering and Non-Traditional Machining, PENTM 2011, December 9, 2011 - December 11, 2011, Xi'an, China
作者:
Li G.-N.
;
Jin L.-X.
;
Zhang R.-F.
;
Wang W.-H.
;
Li G.-N.
收藏
  |  
浏览/下载:52/0
  |  
提交时间:2013/03/25
According to the area CCD camera of characteristics
such as high resolution capacity and high frame frequency
this paper puts forward a high speed and parallel image compression system of high integration degree. Firstly
according to the work principle of the area CCD
FPGA is adopted to realize the timing driving and multichannel and parallel analog signal handling to raise the export frame frequency of the area CCD. Secondly
with an image compression scheme based on FPGA embedded processor MicroBlaze and ADV212 compression chip
real time image compression and the high speed area CCD are realized. Finally
by detecting the analog signal of the area CCD output
the real time compression of the big area CCD image is carried out in different compression ratios and the compression performance is analyzed. Experiment result shows that this scheme can realize real time image compression with the biggest data rate of 520Mbps. When compression bit ratio is 0.15
the signal-to-noise ratio of peak value can reach 36 dB. Image collection and image compression are integrated
which reduces the data transmission between them and improves systematic integration degree.
Laser pulse coded signal frequency measuring device based on DSP and CPLD (EI CONFERENCE)
会议论文
OAI收割
International Symposium on Photoelectronic Detection and Imaging 2011: Laser Sensing and Imaging; and Biological and Medical Applications of Photonics Sensing and Imaging, May 24, 2011 - May 26, 2011, Beijing, China
作者:
Zhang H.-B.
;
Wang T.-F.
;
Guo R.-H.
;
Li Y.
;
Li Y.
收藏
  |  
浏览/下载:38/0
  |  
提交时间:2013/03/25
Laser pulse code is an anti-jamming measures used in semi-active laser guided weapons. On account of the laser-guided signals adopting pulse coding mode and the weak signal processing
it need complex calculations in the frequency measurement process according to the laser pulse code signal time correlation to meet the request in optoelectronic countermeasures in semi-active laser guided weapons. To ensure accurately completing frequency measurement in a short time
it needed to carry out self-related process with the pulse arrival time series composed of pulse arrival time
calculate the signal repetition period
and then identify the letter type to achieve signal decoding from determining the time value
number and rank number in a signal cycle by Using CPLD and DSP for signal processing chip
designing a laser-guided signal frequency measurement in the pulse frequency measurement device
improving the signal processing capability through the appropriate software algorithms. In this article
we introduced the principle of frequency measurement of the device
described the hardware components of the device
the system works and software
analyzed the impact of some system factors on the accuracy of the measurement. The experimental results indicated that this system improve the accuracy of the measurement under the premise of volume
real-time
anti-interference
low power of the laser pulse frequency measuring device. The practicality of the design
reliability has been demonstrated from the experimental point of view.
The design of analog video data grabber system based on TMS320VC33 and SAA7111A (EI CONFERENCE)
会议论文
OAI收割
2011 International Conference on Mechatronic Science, Electric Engineering and Computer, MEC 2011, August 19, 2011 - August 22, 2011, Jilin, China
作者:
Liu S.-J.
收藏
  |  
浏览/下载:15/0
  |  
提交时间:2013/03/25
Analog video data grabber system based on TMS320VC33 and SAA7111A is proposed for a kind of automatic optical alignment measuring device. System uses the enhanced video processing chip SAA7111A to complete A/D conversion. The function of SAA7111A and the register configuration method of I2C Bus are introduced in the paper. System uses FPGA to control video data grabber and collaborative work of DSP. DSP processes video data. The paper gives design method of hardware and software. Experimental results indicate that the system can satisfy the requirements. 2011 IEEE.
Design of control system of DC motor based on fusion FPGA (EI CONFERENCE)
会议论文
OAI收割
2011 International Conference on Mechatronics and Materials Processing, ICMMP 2011, November 18, 2011 - November 20, 2011, Guangzhou, China
Zhu D. D.
;
Li H. W.
收藏
  |  
浏览/下载:34/0
  |  
提交时间:2013/03/25
Along with the development of microelectronic process
it is possible to integrate a big system in one chip. A new way to implement system on a chip is provided by the advent of FPGA. Based on Verilog HDL and the Actel Fusion AFS600 FPGA chip
the speed closed-loop control system of DC motor was designed by using options of combining the top-down thinking and the bottom-up method. PID control algorithm
encoder signal processing and PWM waveform generation etc were realized by the system. The results show that the system structure is simplified and the stability and reliability are improved. A solution of system on a chip is realized to some extent. It has extensive application value in engineering practice. 2011 Trans Tech Publications.
Realization of auto-focusing system for cameras based on TMS320F2812 DSP (EI CONFERENCE)
会议论文
OAI收割
2nd Annual Conference on Electrical and Control Engineering, ICECE 2011, September 16, 2011 - September 18, 2011, Yichang, China
作者:
Zhang T.
收藏
  |  
浏览/下载:23/0
  |  
提交时间:2013/03/25
Focusing systems play an important role in a variety of optical measurements and detection instruments. In this paper
several kinds of auto-focusing methods were described and the relevant focusing evaluation functions were introduced based on image processing methods. An auto-focusing system based on image processing was designed by using the TMS320F2812 digital signal processing chip as a platform. Moreover
some problem and solutions about auto-focusing system was demonstrated. The system designed in this paper can find the good image plane in 10 steps (about 5 second)
thus it can meet the requirements of practical applications. 2011 IEEE.
Driving and image enhancement for CCD sensing image system (EI CONFERENCE)
会议论文
OAI收割
2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010, July 9, 2010 - July 11, 2010, Chengdu, China
Zhang M.
;
Ren J.
收藏
  |  
浏览/下载:28/0
  |  
提交时间:2013/03/25
The paper designs a driving circuit of high sensitive
wide dynamic for CCD sensing imaging system which adopts a Dalsa-made high resolution full-frame 33-mega pixels area CCD FTF5066M. Field Programmable Gate Array (FPGA) is used as the main device to accomplish the timing design of the circuits and power driver control of the sensor. By using the Correlated Double Sampling (CDS) technique
the video noise is reduced and the SNR of the system is increased. The output rate of the imaging system designed with integrated chip can reach to 1.3 frames per second through bi-channel output. We use the histogram specification to adjust the brightness of the captured image. And then use the median filtering to suppress the noise. The traditional gray mean gradient (GMG) and the objective evaluation method based on Human Visual System (HVS) used to verify the effect of image enhancement. 2010 IEEE.
New LED illumination optical engine for micro-projection display (EI CONFERENCE)
会议论文
OAI收割
5th International Symposium on Advanced Optical Manufacturing and Testing Technologies: Optoelectronic Materials and Devices for Detector, Imager, Display, and Energy Conversion Technology, April 26, 2010 - April 29, 2010, Dalian, China
作者:
Meng Z.
;
Meng Z.
收藏
  |  
浏览/下载:22/0
  |  
提交时间:2013/03/25
A new optical engine consisting of LEDs
rectangular CPC
rectangular lens array and micro display chip DMD is designed by using of KOLA illumination algorithm for micro-projection display. Detail description and analysis of the rectangular CPC and rectangular lens array are provided. The influence due to the size of rectangular CPC and rectangular lens array is analysed for illuminance uniformity on the DMD chip and light energy efficiency of the optical engine system by software ZEMAX. Based on the analysis of parameter of rectangular lens array
the size of rectangular lens array more decrease the illumination uniformity. Experimental results show that the proposed illumination light optical engine can obtain perfect rectangular focula with higher light uniformity more than 90 % and higher energy efficiency of 40 % to meet the needs of micro-projection display
at the same time the designed illumination optical engine compared with other uniformizing light algorithm have advantages such as: lesser capacity
high illumination uniformity. 2010 Copyright SPIE - The International Society for Optical Engineering.
DsPIC-based mini gas denseness monitor (EI CONFERENCE)
会议论文
OAI收割
2010 International Conference on Computer, Mechatronics, Control and Electronic Engineering, CMCE 2010, August 24, 2010 - August 26, 2010, Changchun, China
Yu H.-Z.
收藏
  |  
浏览/下载:33/0
  |  
提交时间:2013/03/25
The paper introduces a kind of design process of mini monitoring instrument
which monitors mash gas density. The system base the dsPIC30F2012 chip as the control center which design mainly launches on reducing the system loss
increasing the system stability
reducing the system cost and so on. Also the paper tells the design process of hardware and software. 2010 IEEE.
The design of SD-SDI video conversion card based on FPGA (EI CONFERENCE)
会议论文
OAI收割
2010 3rd International Conference on Advanced Computer Theory and Engineering, ICACTE 2010, August 20, 2010 - August 22, 2010, Chengdu, China
作者:
He X.
收藏
  |  
浏览/下载:32/0
  |  
提交时间:2013/03/25
Based on the host chip of FPGA
it designed digital video conversion equipment
and completed the conversion between video with SD-SDI interface and Camera Link. After collecting the video from the camera
demosaicing
converting the color space
de-interlacing
interlacing and other operation
the circuit implemented the real-time video conversion between both different interfaces. With much flexibility
high integration and less hardware resources
the whole system completed a high-quality video solution. 2010 IEEE.