中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页
机构
成果
学者
登录
注册
登陆
×
验证码:
换一张
忘记密码?
记住我
×
校外用户登录
CAS IR Grid
机构
长春光学精密机械与物... [4]
地质与地球物理研究所 [1]
采集方式
OAI收割 [5]
内容类型
会议论文 [4]
期刊论文 [1]
发表日期
2019 [1]
2010 [2]
2006 [2]
学科主题
筛选
浏览/检索结果:
共5条,第1-5条
帮助
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
题名升序
题名降序
提交时间升序
提交时间降序
作者升序
作者降序
发表日期升序
发表日期降序
Timing and structure of Termination II in north China constrained by a precisely dated stalagmite record
期刊论文
OAI收割
EARTH AND PLANETARY SCIENCE LETTERS, 2019, 卷号: 512, 页码: 1-7
作者:
Duan, Wuhui
;
Cheng, Hai
;
Tan, Ming
;
Li, Xianglei
;
Edwards, R. Lawrence
  |  
收藏
  |  
浏览/下载:90/0
  |  
提交时间:2019/04/22
Termination II
north China
speleothem record
timing and structure
Design of driving circuit for binocular CCD image system (EI CONFERENCE)
会议论文
OAI收割
5th International Symposium on Advanced Optical Manufacturing and Testing Technologies: Optoelectronic Materials and Devices for Detector, Imager, Display, and Energy Conversion Technology, April 26, 2010 - April 29, 2010, Dalian, China
作者:
Zhang X.
;
Zhang X.
;
Zhang X.
收藏
  |  
浏览/下载:42/0
  |  
提交时间:2013/03/25
The paper designs a driving circuit of high sensitive
wide dynamic and high signal-to-noise ratio for binocular CCD imaging system which adopts a Dalsa-made high resolution full-frame 33-mega pixels area CCD FTF5066M. Inner structure and driving timing of the FTF5066M sensor are presented. Field Programmable Gate Array (FPGA) is used as the main device to accomplish the timing design of the circuits and power driver control of the two sensors. By using the Correlated Double Sampling (CDS) technique
the video noise is reduced and the SNR of the system is increased. A 12- bit A/D converter is used to improve the image quality. The output rate of the imaging system designed with integrated chip can reach to 1.3 frames per second through bi-channel. For its good performance
low power consumption and small volume
the driving system can be applied to aeronautics and astronautics field. With a further improvement
a maximum data output rate of 2.7 frames per second can be reached through all the eight channels of the two CCDs. 2010 Copyright SPIE - The International Society for Optical Engineering.
The design of high-speed optical fiber communication system based on PCI bus (EI CONFERENCE)
会议论文
OAI收割
2010 2nd IEEE International Conference on Advanced Management Science, ICAMS 2010, July 9, 2010 - July 11, 2010, Chengdu, China
作者:
Zhang L.-G.
;
Zhang L.-G.
;
He X.
收藏
  |  
浏览/下载:53/0
  |  
提交时间:2013/03/25
In order to increase the transmission distance and reduce noise effectively
a communication system with the optical fiber interface is developed in this paper. In the system
the PCI bus is adopted as the connection bus between the underlying optical fiber transceiver module circuitry and host computer using the WDM driver. The FPGA is the core logic of the whole system
responsible for data transmission and timing logic control. The module structure and the design method of the PCI bus
the principle and the design of optical interface module and the bottom-driven development are described in this paper. The experiment results show that the system has basically meet requirement targets. It can achieve the maximum transfer rate of 40MBps when running in the DMA mode. With long transmission distance
strong antiinterference and high scalability
this system has stable and reliable performance. 2010 IEEE.
Design of an improved data signal timing for an amorphous silicon active-matrix organic LED display (EI CONFERENCE)
会议论文
OAI收割
ICO20: Display Devices and Systems, August 21, 2005 - August 26, 2005, Changchun, China
作者:
Zhang Z.-W.
收藏
  |  
浏览/下载:18/0
  |  
提交时间:2013/03/25
The most critical issue in the design of an active matrix organic light emitting diode (AM-OLED) display pixel is the pixel to the pixel luminance uniformity. By substituting four-thin film transistor (TFT) pixel circuit for two-TFT pixel circuit
the luminous uniformity has great improved
but it requires more components than the two-TFT pixel circuit. There are some barriers needed to resolve to utilize hydrogenated amorphous silicon transistor to lit OLED
such as low field effect mobility
low output current and threshold voltage shift. In this article
a two-a-Si:H TFT pixel circuit was designed
which consisted of one named switching TFT and the other named driving TFT. The driving TFT gate line structure modified and a data signal timing improved were reported. The modified driving TFT can provide enough current about 30 microampere to lit OLED and the novel data signal timing can provide a constant current to OLED by restraining the driving TFT threshold voltage variation. In the novel data signal timing
the control signals to the driving TFT gate include a data signal and a reverse data signal. The signals alteration is performed either at a frame rate or at a line rate. By experiments
the driving TFT output current value is plotted as a function of the time in different reversed voltage value. When the magnitude of the positive data signal and the negative data signal is equal
the variety of Vth
is smallest
about 1.28V after a fixed stressing time of 1.33104min
which shows the novel data signal timing can improved the driving TFT output-input current stability.
An image identification system of seal with fingerprint based on CMOS image sensor (EI CONFERENCE)
会议论文
OAI收割
ICO20: Optical Information Processing, August 21, 2005 - August 26, 2005, Changchun, China
作者:
Xue X.-C.
收藏
  |  
浏览/下载:15/0
  |  
提交时间:2013/03/25
CMOS image sensors now become increasingly competitive with respect to their CCD counterparts
while adding advantages such as no blooming
simpler driving requirements and the potential of on-chip integration of sensor
analog signal conditioning circuits
A/D converter and digital processing functions. Furthermore
CMOS sensors are the best choices for low-cost imaging systems. An image identification system based on CMOS image sensor is used to identify the seal images that include fingerprint
and then determine whether the seal is fake or not. The system consists of a color CMOS image sensor (OV2610)
a buffer memory
a CPLD
a MCU (P89C61X2)
a USB2.0 interface chip (ISP1581) and a personal computer. The CPLD implement the logic and timing of the system. The MCU and the USB2.0 interface chip deal with the communications between the images acquisition system and PC. Thus PC can send some parameters and commands to the images acquisition system and also read image data from it. The identification of the images of seal is processed by the PC. The structure and scheme of the system are discussed in detail in this paper. Several test images of seal taken by the system are also provided in the paper.