中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页
机构
成果
学者
登录
注册
登陆
×
验证码:
换一张
忘记密码?
记住我
×
校外用户登录
CAS IR Grid
机构
长春光学精密机械与物... [3]
力学研究所 [2]
寒区旱区环境与工程研... [1]
采集方式
OAI收割 [5]
iSwitch采集 [1]
内容类型
会议论文 [3]
期刊论文 [3]
发表日期
2010 [1]
2009 [1]
2008 [2]
2006 [2]
学科主题
筛选
浏览/检索结果:
共6条,第1-6条
帮助
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
题名升序
题名降序
提交时间升序
提交时间降序
作者升序
作者降序
发表日期升序
发表日期降序
Design of high-speed low-noise pre-amplifier for CCD camera (EI CONFERENCE)
会议论文
OAI收割
5th International Symposium on Advanced Optical Manufacturing and Testing Technologies: Optoelectronic Materials and Devices for Detector, Imager, Display, and Energy Conversion Technology, April 26, 2010 - April 29, 2010, Dalian, China
作者:
Zhang S.
收藏
  |  
浏览/下载:30/0
  |  
提交时间:2013/03/25
Pre-amplifier circuit is critical for the noise performance of the high speed CCD camera. Its main functions are amplification and impedance transform. The high speed and low noise pre-amplifier of CCD camera is discussed and designed in this paper. The high speed and low noise operational amplifier OPA842 is adopted as the main part. The gain-set resistors for the amplifier are designed optimally. The different precision gain-set resistors are swept using Monte Carlo method. CCD video signal which has high DC offset voltage is AC coupled to the amplifier. The output signal of the amplifier is source terminated using 50 ohms matching resistor so as to transmit the video signal through coaxial cable. When the circuit works in high speed
the PCB will have important effect to circuit performance and can even cause the amplifier unstable due to the parasitic problem of PCB. So the parasitic model of the PCB is established and the PCB layout design issues are also presented. The design result shows that the pre-amplifier can be used in the camera whose pixel rate could be up to 40 MHz and its input referred noise density is about 3 nV/Hz 1/2. 2010 Copyright SPIE - The International Society for Optical Engineering.
Characteristics of negative lightning flashes presenting multiple-ground terminations on a millisecond-scale
期刊论文
iSwitch采集
ATMOSPHERIC RESEARCH, 2009, 卷号: 91, 期号: 2-4, 页码: 381-386
作者:
Kong, X. Z.
;
Qie, X. S.
;
Zhao, Y.
;
Zhang, T.
收藏
  |  
浏览/下载:30/0
  |  
提交时间:2019/10/08
Cloud-to-ground lightning flash
Multiple-ground terminations
Return stroke
High-speed video camera
Laminar/Turbulent Plasma Jets Generated At Reduced Pressure
期刊论文
OAI收割
IEEE Transactions on Plasma Science, 2008, 页码: 1052-1053
作者:
Huang HJ(黄河激)
;
Pan WX(潘文霞)
;
Guo ZY(郭志颖)
;
Wu CK(吴承康)
收藏
  |  
浏览/下载:823/232
  |  
提交时间:2009/08/03
Dc Plasma
High Speed Video Camera
Plasma Stability
Arc Root Motion In An Argon-Hydrogen Dc Plasma Torch
期刊论文
OAI收割
IEEE Transactions on Plasma Science, 2008, 页码: 1050-1051
作者:
Huang HJ(黄河激)
;
Pan WX(潘文霞)
;
Wu CK(吴承康)
收藏
  |  
浏览/下载:553/61
  |  
提交时间:2009/08/03
Arc Root Motion
Ar-H-2 Plasma
Dc Plasma
High Speed Video Camera
Plasma Stability
Fluctuations
Design and implementation of high-speed digital CMOS camera driving control timing and data interface (EI CONFERENCE)
会议论文
OAI收割
Sixth International Symposium on Instrumentation and Control Technology: Sensors, Automatic Measurement, Control and Computer Simulation, October 13, 2006 - October 15, 2006, Beijing, China
作者:
Wang Y.
;
Wang Y.
;
Wang Y.
;
Sun H.
;
Sun H.
收藏
  |  
浏览/下载:37/0
  |  
提交时间:2013/03/25
High-speed digital cameras are progressing rapidly with the development of CMOS image sensor in these few years. In order to develop a high-speed CMOS industrial digital camera
the CMOS image sensor MI-MV13 is used. The sensor drive pulse and control timing based on Xilinx Virtex-II Pro FPGA is designed. A novel format of digital image transporting based on Camera Link data port is defined in this paper. It is implemented 1280 (H) 1024 (V) SXGA resolution digital image transported at a high frame rate of 300 fps (frames-per-second) with 5 Pixels 10 bit compatible Camera Link Medium Configuration. In addition
these functions that adjustments of exposure beginning time
integral time
AOI (Area of Interest) output and so on
are realized in a FPGA chip. All of the function modules are embedded in a SOPC (System on a Programmable Chip)
and further functions can be easily added to the chip at the second time development. Experimental results show that the design of driving control timing and data interface in FPGA is suitable for high-frame rate
low power
intelligent and miniaturization digital video camera.
Real-time quality control on a smart camera (EI CONFERENCE)
会议论文
OAI收割
ICO20: Optical Information Processing, August 21, 2005 - August 26, 2005, Changchun, China
Xiao C.
;
Zhou H.
;
Li G.
;
Hao Z.
收藏
  |  
浏览/下载:29/0
  |  
提交时间:2013/03/25
A smart camera is composed of a video sensing
high-level video processing
communication and other affiliations within a single device. Such cameras are very important devices in quality control systems. This paper presents a prototyping development of a smart camera for quality control. The smart camera is divided to four parts: a CMOS sensor
a digital signal processor (DSP)
a CPLD and a display device. In order to improving the processing speed
low-level and high-level video processing algorithms are discussed to the embedded DSP-based platforms. The algorithms can quickly and automatic detect productions' quality defaults. All algorithms are tested under a Matlab-based prototyping implementation and migrated to the smart camera. The smart camera prototype automatic processes the video data and streams the results of the video data to the display devices and control devices. Control signals are send to produce-line to adjust the producing state within the required real-time constrains.