中国科学院机构知识库网格
Chinese Academy of Sciences Institutional Repositories Grid
首页
机构
成果
学者
登录
注册
登陆
×
验证码:
换一张
忘记密码?
记住我
×
校外用户登录
CAS IR Grid
机构
长春光学精密机械与物... [3]
自动化研究所 [1]
西安光学精密机械研究... [1]
上海硅酸盐研究所 [1]
采集方式
OAI收割 [6]
内容类型
期刊论文 [3]
会议论文 [2]
学位论文 [1]
发表日期
2019 [1]
2018 [1]
2017 [1]
2015 [1]
2010 [2]
学科主题
Chemistry,... [1]
Chemistry,... [1]
Materials ... [1]
Nanoscienc... [1]
Physics, A... [1]
Physics, C... [1]
更多
筛选
浏览/检索结果:
共6条,第1-6条
帮助
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
题名升序
题名降序
提交时间升序
提交时间降序
作者升序
作者降序
发表日期升序
发表日期降序
High-frame frequency imaging system of large area CMOS image sensor
期刊论文
OAI收割
Guangxue Jingmi Gongcheng/Optics and Precision Engineering, 2019, 卷号: 27, 期号: 5, 页码: 1167-1177
作者:
Y.-H.Ning
;
H.Liu
;
Q.-L.Zhao
;
H.-Z.Guo
  |  
收藏
  |  
浏览/下载:27/0
  |  
提交时间:2020/08/24
CMOS integrated circuits,Digital cameras,Dynamic random access storage,Image enhancement,Image sensors,Imaging systems,Median filters,Personnel training,Pixels,Signal to noise ratio,Specifications
Programming Cells for Dynamic Assembly of Inorganic Nano-Objects with Spatiotemporal Control
期刊论文
OAI收割
ADVANCED MATERIALS, 2018, 卷号: 30, 期号: 16
作者:
Wang, Xinyu
;
Pu, Jiahua
;
An, Bolin
;
Li, Yingfeng
;
Shang, Yuequn
  |  
收藏
  |  
浏览/下载:64/0
  |  
提交时间:2018/12/28
bacterial biofilms
curli nanofibers
dynamic self-assembly
functional amyloids
light-induced gene circuits
Study on the key technologies of a high-speed CMOS camera
期刊论文
OAI收割
optik, 2017, 卷号: 129, 页码: 100-107
作者:
Jiang, Baotan
;
Pan, Zhibin
;
Qiu, Yuehong
收藏
  |  
浏览/下载:49/0
  |  
提交时间:2016/11/14
Alignment
Cameras
CMOS integrated circuits
Dynamic random access storage
Field programmable gate arrays (FPGA)
Image sensors
Reconfigurable hardware
Remote sensing
Speed
高性能数字信号处理器中动态电路设计的关键技术研究
学位论文
OAI收割
工学博士, 中国科学院自动化研究所: 中国科学院大学, 2015
作者:
林玻
收藏
  |  
浏览/下载:86/0
  |  
提交时间:2015/09/02
动态电路
多米诺逻辑
高性能处理器
建库
单边化
电路综合
逻辑单元库
推泡法
domino logic
dynamic circuits
Algebraic processor
high performance
design flow
cell library
synthesis
bubble pushing
Design of driving circuit for binocular CCD image system (EI CONFERENCE)
会议论文
OAI收割
5th International Symposium on Advanced Optical Manufacturing and Testing Technologies: Optoelectronic Materials and Devices for Detector, Imager, Display, and Energy Conversion Technology, April 26, 2010 - April 29, 2010, Dalian, China
作者:
Zhang X.
;
Zhang X.
;
Zhang X.
收藏
  |  
浏览/下载:42/0
  |  
提交时间:2013/03/25
The paper designs a driving circuit of high sensitive
wide dynamic and high signal-to-noise ratio for binocular CCD imaging system which adopts a Dalsa-made high resolution full-frame 33-mega pixels area CCD FTF5066M. Inner structure and driving timing of the FTF5066M sensor are presented. Field Programmable Gate Array (FPGA) is used as the main device to accomplish the timing design of the circuits and power driver control of the two sensors. By using the Correlated Double Sampling (CDS) technique
the video noise is reduced and the SNR of the system is increased. A 12- bit A/D converter is used to improve the image quality. The output rate of the imaging system designed with integrated chip can reach to 1.3 frames per second through bi-channel. For its good performance
low power consumption and small volume
the driving system can be applied to aeronautics and astronautics field. With a further improvement
a maximum data output rate of 2.7 frames per second can be reached through all the eight channels of the two CCDs. 2010 Copyright SPIE - The International Society for Optical Engineering.
Driving and image enhancement for CCD sensing image system (EI CONFERENCE)
会议论文
OAI收割
2010 3rd IEEE International Conference on Computer Science and Information Technology, ICCSIT 2010, July 9, 2010 - July 11, 2010, Chengdu, China
Zhang M.
;
Ren J.
收藏
  |  
浏览/下载:28/0
  |  
提交时间:2013/03/25
The paper designs a driving circuit of high sensitive
wide dynamic for CCD sensing imaging system which adopts a Dalsa-made high resolution full-frame 33-mega pixels area CCD FTF5066M. Field Programmable Gate Array (FPGA) is used as the main device to accomplish the timing design of the circuits and power driver control of the sensor. By using the Correlated Double Sampling (CDS) technique
the video noise is reduced and the SNR of the system is increased. The output rate of the imaging system designed with integrated chip can reach to 1.3 frames per second through bi-channel output. We use the histogram specification to adjust the brightness of the captured image. And then use the median filtering to suppress the noise. The traditional gray mean gradient (GMG) and the objective evaluation method based on Human Visual System (HVS) used to verify the effect of image enhancement. 2010 IEEE.